 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| NJG1647HD3 SPDT SWITCH GaAs MMIC ! GENERAL DESCRIPTION The NJG1647HD3 is a GaAs SPDT switch IC suited for the application of GSM, CDMA and UMTS handsets. This switch features low distortion, high power handling and low insertion loss. This device can operate a single bit control signal from +1.3V. This device has the low current consumption mode. The ultra-small & ultra-thin USB6-D3 package is adopted. ! FEATURES " Low control voltage " Low operation voltage " Low distortion " Low insertion loss " Ultra-small & ultra-thin package ! PIN CONFIGURATION USB6-D3 Type (Top View) GND GND ! PACKAGE OUTLINE NJG1647HD3 1.3V min. 2.5~+3.6V IIP3=+70dBm typ. @ PIN=24dBm, 2 tone, VDD=2.7V 2nd harmonics=-70dBc max. @ PIN=35dBm, f=0.9GHz 3rd harmonics=-70dBc max. @ PIN=35dBm, f=0.9GHz 0.25dB typ. @f=0.9GHz, PIN=35dBm, VDD=2.7V 0.30dB typ. @f=1.9GHz, PIN=33dBm, VDD=2.7V USB6-D3 (Package size: 2.0x1.8x0.8mm) 4 3 5 2 6 1 Pin connection 1. PC 2. CTL2 (Option) 3. VDD 4. CTL1 5. P1 6. P2 GND GND ! TRUTH TABLE "H"=VCTL(H), "L"=VCTL(L) CTL1 H L Path P1-PC P2-PC Option: CTL2 is the mode switching port. Supplying "L" voltage, this device is operated the low current consumption mode. NOTE: Please note that any information on this datasheet will be subject to change. Ver.2007-08-21 -1- NJG1647HD3 ! ABSOLUTE MAXIMUM RATINGS PARAMETER RF Input Power Supply Voltage Control Voltage Power Dissipation Operating Temp. Storage Temp. SYMBOL PIN VDD VCTL PD Topr Tstg CONDITIONS VDD =2.7V, CTL2=VCTL(H) VDD =2.7V, CTL2=VCTL(L) VDD terminal CTL1, CTL2 terminal on PCB board (Ta=+25C, Zs=Zl=50) RATINGS UNITS 36 32 5.0 5.0 270 -40~+85 -55~+150 dBm V V mW C C ! ELECTRICAL CHARACTERISTICS 1 (General conditions: Ta=+25C, Zs=Zl=50, VDD=2.7V, VCTL(L)=0V, VCTL(H)=1.8V, with application circuit) PARAMETERS Supply Voltage Operating Current1 Operating Current2 Control Voltage (LOW) Control Voltage (HIGH) Control Current SYMBOL VDD IDD1 IDD2 VCTL(L) VCTL(H) ICTL No RF input, CTL2= VCTL(H) No RF input, CTL2= VCTL(L) CTL1, CTL2 Terminal CTL1, CTL2 Terminal CONDITIONS MIN 2.5 0 1.3 TYP 2.7 300 15 5 MAX 3.6 500 50 0.4 5.0 10 UNITS V A A V V A -2- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS 2 (General conditions: Ta=+25C, Zs=Zl=50, VDD=2.7V, VCTL(L)=0V, VCTL(H)=1.8V, with application circuit) PARAMETERS Insertion Loss 1 Insertion Loss 2 Isolation 1 Isolation 2 Pin at 0.2dB Compression Point1 2nd harmonics1 2nd harmonics2 3rd harmonics1 3 harmonics2 Input 3rd order intercept point1 Input 3rd order intercept point2 VSWR Switching time rd SYMBOL LOSS1 LOSS2 ISL1 ISL2 P-0.2dB(1) 2f0(1) 2f0(2) 3f0(1) 3f0(2) IIP3(1) IIP3(2) VSWR TSW CONDITIONS f=0.9GHz, PIN=35dBm f=1.9GHz, PIN=33dBm f=0.9GHz, PIN=35dBm f=1.9GHz, PIN=33dBm f=1.9GHz f=0.9GHz, PIN=35dBm f=1.9GHz, PIN=33dBm f=0.9GHz, PIN=35dBm f=1.9GHz, PIN=33dBm f=829+849MHz, PIN=24dBm each tone *1 f=1870+1910MHz, PIN=24dBm each tone *1 on-state ports, f=1.9GHz MIN 22 17 34 +65 +65 - TYP 0.25 0.30 25 20 -75 -75 -75 -75 +70 +70 1.2 1 MAX 0.45 0.50 -70 -70 -70 -70 1.4 5 UNITS dB dB dB dB dBm dBc dBc dBc dBc dBm dBm s *1: IIP is defined by the following equation: IIP3=(3 x Pout-IM3)/2+LOSS -3- NJG1647HD3 ! TERMINAL INFORMATION No. SYMBOL DESCRIPTION Common RF port. This PC port is connected to P1 or P2 by logical control voltage of CTL1. In order to block DC bias voltage of internal circuit, an external capacitor is required. Control port 2. This terminal is set to +1.3~5.0V of logical high level as usual, and set to +0.0~0.4V of logical low level for the low current consumption mode. Supply voltage terminal (+2.5~3.6V). Please place an inductor close to this terminal, and a bypass capacitor between VDD and GND for avoiding RF characteristic degradation. Control port 1. This terminal is set to +1.3~5.0V of logical high level for ON state between PC and P1 ports, and set to +0.0~0.4V of logical low level for ON state between PC and P2 RF ports. This port is connected with PC port by control voltage of +1.3~5.0V(VCTL(H)) to 4th pin. An external capacitor is required to block the DC bias voltage of internal circuit. This port is connected to PC port by control voltage of +0.0~0.4V(VCTL(L)) to 4th pin. An external capacitor is required to block the DC bias voltage of internal circuit. Ground terminal. Please connect this terminal with ground plane as close as possible for good RF performance. 1 PC 2 CTL2 3 VDD 4 CTL1 5 P1 6 P2 GND GND -4- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded) Loss, ISL vs Frequency (PC-P1 ON, V =2.7V) 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8 -2.0 0.0 0.5 1.0 1.5 2.0 2.5 DD Loss, ISL vs Frequency (PC-P2 ON, V =2.7V) 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 3.0 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8 -2.0 0.0 0.5 1.0 1.5 2.0 2.5 DD 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 3.0 Frequency (GHz) Frequency (GHz) VSWR vs Frequency (PC Port, PC-P1 ON, V 2.0 DD VSWR vs Frequency (PC Port, PC-P2 ON, V 2.0 DD =2.7V) =2.7V) 1.8 1.8 1.6 1.6 1.4 1.4 1.2 1.2 1.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 1.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 Frequency (GHz) Frequency (GHz) -5- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded) Output Power, I 36 34 32 30 28 26 24 22 20 20 22 24 26 V =2.5V V =2.5V DD DD VDD =2.7V V =2.7V DD V =3.6V VDD =3.6V DD DD vs Input Power 550 500 450 400 350 300 250 200 150 Output Power, I 36 34 32 30 28 26 24 22 20 20 22 24 26 V =2.5V V =2.5V DD DD DD DD vs Input Power 550 500 450 400 350 300 250 200 150 (f=0.9GHz, P1-PC ON, CTL2=1.8V) (f=1.9GHz, P1-PC ON, CTL2=1.8V) VDD=2.7V V =2.7V VDD=3.6V V =3.6V 28 30 32 34 36 28 30 32 34 36 Input Power (dBm) Input Power (dBm) Loss, ISL vs Input Power (f=0.9GHz, P1-PC ON, CTL2=1.8V) 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8 20 22 24 26 28 30 32 34 36 VDD=2.5V =2.5V V V =2.7V V =2.7V DD DD DD Loss, ISL vs Input Power 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8 20 22 24 26 28 30 32 34 36 VDD=2.5V V =2.5V V =2.7V VDD=2.7V V =3.6V VDD=3.6V DD (f=1.9GHz, P1-PC ON, CTL2=1.8V) 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 V =3.6V VDD=3.6V DD Input Power (dBm) Input Power (dBm) Harmonics vs Input Power -50 -55 -60 -65 -70 -75 -80 -85 -90 20 22 24 26 28 30 32 34 36 2nd Harmonics (f=0.9GHz, P1-PC ON, CTL2=1.8V) VDD =2.5V VDD=2.5V VDD=2.7V VDD =2.7V VDD=3.6V VDD =3.6V -50 -55 -60 -65 -70 -75 -80 -85 Harmonics vs Input Power (f=1.9GHz, P1-PC ON, CTL2=1.8V) V =2.5V V =2.5V V DD DD V =2.7V DD =2.7V V DD =3.6V DD VDD =3.6V 3rd Harmonics 3rd Harmonics 2nd Harmonics -90 20 22 24 26 28 30 32 34 36 Input Power (dBm) Input Power (dBm) -6- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded) Output Power, IM3 vs Input Power 80 60 40 20 0 -20 -40 -60 IM3 -80 20 30 40 50 60 70 80 IIP3=71.9dBm Pout (f=829MHz+849MHz, P1-PC ON, V DD =2.7V) Output Power, IM3 vs Input Power 80 60 40 20 0 -20 -40 -60 IM3 -80 20 30 40 50 60 70 80 IIP3=70.0dBm Pout (f=1870MHz+1910MHz, P1-PC ON, V DD =2.7V) Input Power (dBm) Input Power (dBm) IIP3 vs Input Power (f=829MHz+849MHz, P1-PC ON, CTL2=1.8V) 80 IIP3 vs Input Power (f=1870MHz+1910MHz, P1-PC ON, CTL2=1.8V) 80 75 75 70 70 65 65 60 V =2.5V DD 60 VDD =2.7V V =3.6V DD VDD =2.5V 55 VDD =2.7V VDD =3.6V 50 23 24 25 26 27 28 55 50 20 21 22 20 21 22 23 24 25 26 27 28 Input Power (dBm) Input Power (dBm) -7- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded) DC Current vs Ambient Temperature 500 V =2.5V DD Switching Time vs Ambient Temperature 4 Trise Tfall 3 (VDD =2.7V, CTL1=0/1.8V) (No RF Signal) 50 400 VDD =2.7V V =3.6V DD 40 ICTL 300 30 2 200 20 1 100 I 0 -50 0 10 CTL 50 o 0 100 0 -50 0 50 Ambient Temperature ( C) Ambient Temperature ( C) o 100 Loss, ISL vs Ambient Temperature (f=0.9GHz, P1-PC ON, P =35dBm) 0.0 IN Loss, ISL vs Ambient Temperature (f=1.9GHz, P1-PC ON, P =33dBm) 0.0 IN 0 0 -0.2 -5 -0.2 -5 -0.4 V =2.5V V =2.5V -0.6 V =2.7V VDD=2.7V DD DD DD -10 -0.4 V =2.5V V =2.5V DD DD DD DD DD DD -10 V =2.7V V =2.7V VDD =3.6V -0.8 -20 -0.8 VDD=3.6V -15 -0.6 V =3.6V V =3.6V -15 -20 -1.0 -25 -1.0 -25 -1.2 -50 0 50 o -30 100 -1.2 -50 0 50 o -30 100 Ambient Temperature ( C) Ambient Temperature ( C) -8- NJG1647HD3 ! ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded) 2nd Harmonics vs Ambient Temperature -30 (f=0.9GHz, P1-PC ON, P IN =35dBm) V =2.5V DD 2nd Harmonics vs Ambient Temperature -30 (f=1.9GHz, P1-PC ON, P IN =33dBm) VDD =2.5V -40 V =2.7V DD -40 VDD =2.7V V =3.6V DD VDD =3.6V -50 -50 -60 -60 -70 -70 -80 -80 -90 -50 0 50 -90 Ambient Temperature ( C) o 100 -50 0 50 Ambient Temperature ( C) o 100 IIP3 vs Ambient Temperature (f=829+849MHz, P1-PC ON, P =24dBm) 80 75 70 65 60 55 50 45 40 -50 VDD =2.5V VDD =2.7V VDD =3.6V 0 50 100 IN IIP3 vs Ambient Temperature (f=1870+1910MHz, P1-PC ON, P =24dBm) 80 75 70 65 60 55 50 45 40 -50 V =2.5V DD IN VDD =2.7V VDD =3.6V 0 50 100 Ambient Temperature ( C) o Ambient Temperature ( C) o 3rd Harmonics vs Ambient Temperature (f=0.9GHz, P1-PC ON, P =35dBm) -30 V =2.5V DD IN 3rd Harmonics vs Ambient Temperature (f=1.9GHz, P1-PC ON, P =33dBm) -30 VDD =2.5V -40 VDD =2.7V VDD =3.6V -50 IN -40 VDD =2.7V V =3.6V DD -50 -60 -60 -70 -70 -80 -80 -90 -50 0 50 -90 Ambient Temperature ( C) o 100 -50 0 50 Ambient Temperature ( C) o 100 -9- NJG1647HD3 ! APPLICATION CIRCUIT (TOP VIEW) GND CTL1 GND L1 4 3 C4 P1 C2 P2 C3 6 1 C1 GND GND 5 2 CTL2 VDD=2.7V ! PARTS LIST No. C1~C3 C4 L1 Parameters 56pF 1000pF 82nH Note Murata MFG (GRM15) TDK (MLG0603) ! TEST PCB LAYOUT (TOP VIEW) P2 PCB SIZE=19.4x15.0mm PCB: FR-4, t=0.2mm CAPACITOR: size 1005 INDUCTOR: size 0603 Strip Line Width=0.4mm(Zo=50) P1 1pin mark C3 PC C1 L1 C4 C2 ! Losses of PCB (Connector and DC blocking Capacitor losses are included) Frequency Loss (dB) (GHz) PC-P1 PC-P2 GND CTL2 VDD CTL1 GND 0.9 1.9 0.23 0.33 0.21 0.30 PRECAUTIONS [1] The DC blocking capacitors have to be placed at RF terminal of PC, P1 and P2. [2] To control the influence on the RF performance, the terminal of VDD should be connected with ground through the inductor L1 and the bypass capacitor C4. [3] For good RF performance, the ground terminals must be placed possibly close to ground plane of substrate, and through holes for GND should be placed near by the pin connection. - 10 - NJG1647HD3 ! PACKAGE OUTLINE (USB6-D3) 45 1.80.1 2.00.1 0.018(GND,Stand Off) 0.80.05 A-A Cross Section 0.140.05 0.0380.01 A 0.20.08 0.30.1 2 0.80.05 0.3 1 3 0.80.1 0.10.05 6 5 0.50.1 0.50.1 0.750.05 0.750.05 4 R0.075 1.00.1 Ground connection is required. A Cautions on using this product This product contains Gallium-Arsenide (GaAs) which is a harmful material. * Do NOT eat or put into mouth. * Do NOT dispose in fire or break up this product. * Do NOT chemically make gas or powder with this product. * To waste this product, please obey the relating law of your country. This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages. [CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights. - 11 - |
Price & Availability of NJG1647HD3
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |